

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
13 September 2001 (13.09.2001)

PCT

(10) International Publication Number
WO 01/67602 A2

- (51) International Patent Classification⁷: **H03K**
- (21) International Application Number: PCT/US01/07029
- (22) International Filing Date: 2 March 2001 (02.03.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/186,881 3 March 2000 (03.03.2000) US
- (71) Applicant: **ALPHA INDUSTRIES, INC.** [US/US]; 20
Sylvan Road, Woburn, MA 01801 (US).
- (72) Inventor: **ZHANG, Shuyun**; 50 Green St, Apt. 31,
Brookline, MA 02446 (US).
- (74) Agents: **SUNSTEIN, Bruce, D. et al.**; Bromberg & Sun-
stein LLP, 125 Summer Street, Boston, MA 02110-1618
(US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM,
HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK,
LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX,
MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL,
TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,
CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- Published:
— without international search report and to be republished
upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: ELECTRONIC SWITCH



(57) Abstract: An electronic switch structure is disclosed. Capacitors are employed to bias gate-source and gate-drain connections in multi-gate or multi-FET structures achieving linear switch operation over a wide range of signal input power values.

WO 01/67602 A2

10620395

ELECTRONIC SWITCH

Technical Field

5 The present invention relates to electronic devices and more particularly to semiconductor switches.

Background of the Invention

10 In personal wireless communications, competition has driven manufacturers to reduce the size and weight of cellular handsets. One technique for size and weight reduction is the use of a 3V battery in handsets. Traditional transmit/receive ("T/R") switches, which are employed in such handsets, are not suitable for operation with 3V batteries because of the production of nonlinear signal distortions, as explained below.

A "prior art" single gate single-pole-double-throw ("SPDT") switch is shown in Fig.

1. Assuming that the switch is controlled with $V_{ctrl}=3V$ and $\overline{V_{ctrl}}=0V$, FET1 is ON and
 15 FET2 is OFF because of the differential bias across the gate-source junction of the FETs (V_b). It is also assumed that the input RF voltage signal is $V_{in} \cdot \sin(\omega t)$. The voltage at each test point, as shown in Fig. 1, is expressed as follows,

$$V_{TP1} = V_{in} \cdot \sin(\omega t) + V_{ctrl} - V_b; \quad (1)$$

20 $V_{TP2} = S_{21} \cdot V_{in} \cdot \sin(\omega t) + V_{ctrl} - V_b; \quad (2)$

$$V_{TP3} = S_{31} \cdot S_{21} \cdot V_{in} \cdot \sin(\omega t) + V_{ctrl} - V_b; \quad (3)$$

$$V_{TP4} = \frac{1}{2}(1 + S_{21}) \cdot V_{in} \cdot \sin(\omega t) + V_{ctrl}; \quad (4)$$

$$V_{TP5} = \frac{1}{2}(1 + S_{31}) \cdot S_{21} \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}}; \quad (5)$$

where S_{21} and S_{31} are the small signal S-parameter and ω is the operating frequency.

25 The gate-source voltage, V_{gs} , and the gate-drain voltage, V_{gd} , of the FETs can be written as:

$$V_{gs1} = Vb + \frac{1}{2}(1 - S_{21}) \cdot Vin \cdot \sin(\omega t), \quad (6)$$

$$V_{gd1} = Vb - \frac{1}{2}(1 - S_{21}) \cdot Vin \cdot \sin(\omega t), \quad (7)$$

$$V_{gs2} = Vb + \frac{1}{2}S_{21} \cdot (1 - S_{31}) \cdot Vin \cdot \sin(\omega t) + \overline{Vctrl} - Vctrl, \quad (8)$$

$$V_{gd2} = Vb - \frac{1}{2}S_{21} \cdot (1 - S_{31}) \cdot Vin \cdot \sin(\omega t) + \overline{Vctrl} - Vctrl, \quad (9)$$

5 where subscripts "1" and "2" indicate the Vgs and Vgd of FET1 and FET2 respectively. Vgs and Vgd determine the transmission properties of the FETs. Vgs1 and Vgd1 must be high enough to keep FET1 ON, that is Vgd1 and Vgs1 must be greater than Vp, where Vp is the pinchoff voltage of the FET, while Vgs2 and Vgd2 must be low enough to keep FET2 OFF (much less than Vp) in such a manner the switch does not compress the input signal. If Vgd1
10 and Vgs1 are not greater than Vp, and Vgd2 and Vgs2 not much less than Vp, then FET1 and FET2 will be in a state between fully ON and fully OFF. The output voltage or current is, therefore, distorted in this state. Assuming Vb = 0.4V, input power Pin = 34.5dBm, insertion Loss = -0.5dB and isolation = -20dB. Then Vin = 16.78V, |S21| = 0.99 and |S31| = 0.1. From Equations (6) and (7), then

15

$$V_{gs1} = 0.4 + 0.084 \cdot \sin(\omega t), \quad (10)$$

$$V_{gd1} = 0.4 - 0.084 \cdot \sin(\omega t). \quad (11)$$

From equations (10) and (11), FET1 is shown to be ON at all times since Vgs1 and Vgd1 are
20 much greater than Vp and FET1 is always forward biased. Therefore, any output compression is caused by FET2. When the input power is high, Vin is high; Vgd2 or Vgs2 is greater than Vp; and, FET2 starts to turn ON causing signal distortion. Therefore, the amount of power input into such a switch is limited by FET2. To estimate how much power FET2 can handle without distorting the signal, Vgs is replaced with Vp in equations (8) and (9) to
25 get maximum Vin for linear operation,

$$V_{in\max} = \frac{2 \cdot (V_b - V_p + \overline{V_{ctrl}} - V_{ctrl})}{|S_{21}| \cdot (1 - |S_{31}|)} \quad (12)$$

Vctrl is then related to the maximum input power, Pin max, by equation (13).

$$P_{in\max} = \frac{2}{R_0} \left[\frac{(V_b - V_p + \overline{V_{ctrl}} - V_{ctrl})}{|S_{21}| \cdot (1 - |S_{31}|)} \right]^2 \quad (13)$$

where Ro is system impedance.

Fig. 2 is a plot of the relationship among Vgs2, Vgd2 and input power level from equation (13). From Fig. 2, the maximum input power for the switch to operate linearly is about 22dBm. If the input power is greater than 22dBm, then Vgs2 or Vgd2 becomes greater than Vp, and FET2 starts to turn ON. Thus, the switch's output signal compresses at an input power above 22dBm and this compression causes an increase in harmonic distortion.

Multiple Gate and Multiple FET Structures

As described above, it is known in the art that the power handling capability of a single gate SPDT is related to Vctrl and Vp. Normally, Vctrl is a fixed value, which is determined by the operational voltage of the circuit, and Vp is fixed by the process of manufacture for the FET. To increase the input signal power capacity of SPDT switches, designers have used multi-gate FETs as shown in Fig. 3A in place of the single-gate FETs of Fig. 1. The multi-gate FET switch as shown in Fig. 3B handles more input signal power than the single-gate FET switch. Using equations (8) and (9) it is easily shown that "1/(2n)" can replace the factor "1/2" for multi-gate FETs, where n is the number of gate(s), i.e., n=1, for a single gate, n=2 for a dual-gate and n=3 for a triple gate, etc. This substitution is possible because the parasitic capacitance of the OFF FET serves as an AC voltage divider.

We can rewrite equation (13) for the multi-gate FET case as follows

$$P_{in\max} = \frac{2n^2}{R_0} \left[\frac{(V_b - V_p + \overline{V_{ctrl}} - V_{ctrl})}{|S_{21}| \cdot (1 - |S_{31}|)} \right]^2 \quad (14)$$

Estimated maximum linear output power and insertion loss of a switch using different values of n are shown in Fig. 3C. Fig. 3C shows that the insertion loss increases linearly with the number of gates, n , while the maximum input power approaches saturation when n is four or greater. Alternatively, single gate FETs, may be used in place of a multi-gate FET by connecting a plurality of single gate FETs in series, which is a so-called "multi-FET" device Fig. 3D.

Using a small signal model, both FET structures can be modeled as a resistor in parallel with a capacitor, as shown in Fig. 4. The multi-FET structure has better insertion loss and isolation when compared to the multi-gate FET device. This results from the capacitance, C_{off} , of the multi-gate FET structure, being greater than the total C_{off} of the multi-FET structure. Fig. 5 shows the difference in C_{off} between the multi-gate FET and the multi-FET structures. However, in high frequency applications, such as in GigaHertz telephones, microwave circuits, cellular phones and high speed wireless data communications devices, these switches fail to provide adequate isolation, as shown in Fig. 6. These switches further fail when the differential voltage between $\overline{V_{ctrl}}$ and V_{ctrl} is reduced as in switches with low control voltages, when presented with high signal input power. Further, these circuit structures do not allow for low insertion loss and high isolation from interference when operated with a low control voltage at high input signal power.

It should be understood by one of ordinary skill in the art that the conventions of drain and source for a FET structure are used and that the terms drain and source may be used interchangeably assuming a symmetric FET. Such symmetry will be presumed unless the context indicates otherwise.

Summary of the Invention

In accordance with a preferred embodiment of the present invention, a device is provided for electronically switching radio frequency signals. The device includes a

multigate field effect transistor; a capacitor that connects the transistor's drain to a first gate of the transistor and a capacitor that connects the transistor's source to a second gate of the transistor.

According to a further embodiment of the invention, a device is provided for electronically switching radio frequency signals. The device comprises a group of field effect transistors, connected in a series with the drain of each transistor connected to the source of the succeeding transistor in the series, such that a signal flows into a source of a first transistor and exits from the drain of a last transistor in the series where a channel is formed. The device further comprises a first capacitor connected between the gate and source of the first transistor ensuring that the voltage between gate and source of the first transistor is kept below a pinch off voltage when a control voltage to close the channel is applied to the first transistor's gate. The device further comprises a second capacitor connected between the gate and the drain of the last transistor ensuring that the voltage between gate and drain of the last transistor is kept below a pinch off voltage when a control voltage to close the channel is applied to the last transistor's gate.

In accordance with a further embodiment of the invention, an electronic switch for radio frequency signals is provided. The switch comprises means for switching an electrical signal from an input terminal to an output terminal, a means for reducing a first impedance between the input terminal and a first gate input of the switching means, and a means for reducing a second impedance between the output terminal and a second gate input of the switching means.

In accordance with another embodiment of the invention, a method is provided for electronically switching radio frequency signals. The method has the steps of: providing a first multigate transistor having at least a first gate and a last gate and a source and a drain; coupling a capacitor between the source and the first gate of the first transistor; coupling a capacitor between the drain and the last gate of the first transistor; providing a second multigate transistor having at least a first gate and a last gate and a source and a drain; coupling a capacitor between the source and the first gate of the second transistor; coupling a capacitor between the drain and the last gate of the second transistor.

In accordance with a further embodiment of the invention, a method is provided for electronically switching radio frequency signals. The method comprises: providing a first group of field effect transistors having at least a first transistor and a last transistor wherein each field effect transmitter has a source, a drain and a gate; coupling a capacitor between the source and the gate of the first field effect transistor in the first group; coupling a capacitor between the drain and the gate of the last field effect transistor in the first group; providing a second group of field effect transistors having at least a first transistor and a last transistor wherein each field effect transmitter has a source, a drain and a gate; coupling a capacitor between the source and the gate of the first field effect transistor in the second group; coupling a capacitor between the drain and the gate of the last field effect transistor in the second group; and coupling the first group and the second group creating a transmission port.

Brief Description of the Drawings

The foregoing features of the invention will be more readily understood by reference to the following detailed description taken with the accompanying drawings:

Fig. 1 is a schematic diagram of a prior art SPDT switch using single gate FETs;

Fig. 2 is a graph showing $V_{gd2}(\max)$ or $V_{gs2}(\max)$ versus input signal power level for the prior art switch of Fig. 1;

Fig. 3A is schematic diagram of a prior art multi-gate FET structure;

Fig. 3B is a schematic diagram of a multi-gate FET SPDT switch;

Fig. 3C is graph showing the maximum linear input power and the insertion loss versus the number of gates for a multi-gate FET switch;

Fig. 3D is a schematic diagram of a multi-FET structure;

Fig. 4 is a schematic diagram showing simplified small signal OFF FET model for the multi-gate and multi-FET switch structure of Fig. 3A and Fig. 3D;

Fig. 5 is a graph showing C_{off} of the multi-gate FET and the multi-FET switches as a function of the number of gates;

Fig. 6 is a graph showing the isolation of the triple-gate FET and the triple-FET structures as a function of frequency;

Fig. 7 is a graph showing V_{gdi} and V_{gsi} as a function of time for the triple-FET in series structure;

Fig. 8 is a schematic diagram of one embodiment of the invention showing a triple FET in series structure with capacitors to suppress V_{gd1} and V_{gs3} ;

5 Fig. 9 is a graph showing V_{gsi} and V_{gdi} as a function of time of one embodiment of the invention for a triple FET structure;

Fig. 10 is a schematic diagram showing a multi-gate FET structure with external capacitors;

10 Fig. 11 is a schematic diagram showing a multi-FET structure with external capacitors;

Fig. 12 is a schematic diagram showing a SPDT switch implemented with a multi-gate FET structure; and

Fig. 13 is a schematic diagram showing a SPDT switch implemented with a multi-FET structure.

15

Detailed Description of Specific Embodiments

Fig. 8 shows an embodiment of the invention, which is an improved T/R switch that may operate at high frequencies, with high input power (approximately above 20dBm), and low control voltage and that exhibits low insertion loss and high isolation. These desirable characteristics, which are not found in prior art devices, result from the addition of capacitors C, as shown.

20 If we extend equations (8) and (9) to three FETs in series, we get the following equations

$$V_{gdi} = V_b - \frac{1}{6} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (15)$$

$$25 \quad V_{gsi} = V_b + \frac{1}{6} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (16)$$

where $i=1, 2$ and 3 indicate each FET in the series.

It should be recognized that the AC components of V_{gdi} and V_{gsi} ($i=1,2,3$) are out of phase, as shown in Fig. 7. Because the AC components of V_{gdi} and V_{gsi} ($i=1,2,3$) are out of

phase, in the first half period, without capacitors C, $V_{gdi} > V_p$ for a short time, and, in the second half period, $V_{gsi} > V_p$ for a short time. This phenomena causes the major harmonic distortion in the prior art T/R switch of Fig. 3B. Introduction of the capacitors, C, in this invention serves to suppress V_{gdi} in the first half period and V_{gsi} in the second half period.

- 5 The result is that $V_{gdi} < V_p$ in the first half period and $V_{gsi} < V_p$ in the second half period. Thus, the OFF FET is prevented from turning ON. During the first half period, capacitor C, which is attached between the gate and drain of FET1, reduces the magnitude of V_{gd1} and in the second half of the period, the other capacitor C, which is between the gate and the source of FET3, reduces the magnitude of V_{gs3} . The result is that in the first half of the period,
- 10 FET1 is OFF and in the second half of the period FET3 is OFF. Since the three FETs are connected in series, the OFF FET path is OFF over the whole period. If the value of capacitor C is much greater than C_{gsoff} , then V_{gdi} and V_{gsi} can be expressed, in a fashion similar to equations (15) and (16), as shown in equations (17) and (18).

$$15 \quad V_{gd1} = V_b - \frac{C_{gsoff}}{6C_{gsoff} + 4C} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (17)$$

$$V_{gs1} = V_b + \frac{C_{gsoff} + C}{6C_{gsoff} + 4C} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (18)$$

$$V_{gd2} = V_b - \frac{C_{gsoff} + C}{6C_{gsoff} + 4C} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (19)$$

$$V_{gs2} = V_b + \frac{C_{gsoff} + C}{6C_{gsoff} + 4C} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (20)$$

$$V_{gd3} = V_b - \frac{C_{gsoff} + C}{6C_{gsoff} + 4C} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (21)$$

$$20 \quad V_{gs3} = V_b + \frac{C_{gsoff}}{6C_{gsoff} + 4C} S_{21} \cdot (1 - S_{31}) \cdot V_{in} \cdot \sin(\omega t) + \overline{V_{ctrl}} - V_{ctrl}, \quad (22)$$

where C_{gsoff} represents the gate-drain or gate-source parasitic capacitance. If we make $C \gg C_{gsoff}$ then $V_{gd1max} = V_{gs3max} = V_b - V_{ctrl}$. It should be understood by one of

ordinary skill in the art that the capacitor values, C , at FET1 and at FET2, which have been assumed to be identical, may differ. Similarly, C_{gsoff} is assumed to be the same for all three FETs and also may differ.

5 The AC component of V_{gd1} and of V_{gs3} are opposite in phase, such that in the first half period FET3 is OFF and in the second half period FET1 is OFF, as plotted in Fig. 9. This technique prevents the OFF FET from turning ON over the whole period, creating a low control voltage, high power switch. The frequency range over which this switch functions may be extended to lower frequencies by increasing the value of capacitor C . The advantages described are not limited to SPDT switches but apply equally to NPnT switches,
10 where n and N are greater than or equal to one.

Fig. 10 shows an exemplary multi-gate FET structure for operation with microwave signals. Such a structure would exhibit the advantages described above assuming the switch is operating on a 1 GHz frequency signal, the structure has a gate periphery of 2 millimeters and the capacitors C are 6 picoFarad capacitors. It should be understood that these values are
15 meant merely as an example of an operational switching structure, however other frequency, periphery, and capacitor combinations may be used without altering the nature of the invention. Similar advantageous results may be achieved with the multi-FET structure of Fig. 11.

The switch of the embodiments described above provides a number of advantages.
20 The switch is not sensitive to electrostatic discharge ("ESD"), being compliant with the industry standard 250 volt ESD test. The switch provides ultra high isolation at high frequencies, exhibiting 27 dB of isolation at 1 GHz. The switch exhibits ultra high linearity, with greater than 70 dBc for the second and third harmonics. The switch provides ultra high power capability with greater than 37dBm of P-0.1dB. Further, the switch is operational at
25 low control voltage differentials of $\sim 2.5V$.

Figs. 12-13 show various embodiments of the above-disclosed invention as applied to an SPDT T/R switch. Fig. 12 is a schematic diagram showing one embodiment of the invention for a SPDT switch implemented with a multi-gate FET structure. Fig. 13 is a schematic diagram showing one embodiment of the invention for an SPDT switch
30 implemented with a multi-FET structure.

Although various exemplary embodiments of the invention have been disclosed, it should be apparent to those skilled in the art that various changes and modifications can be made which will achieve some of the advantages of the invention without departing from the true scope of the invention. These and other obvious modifications are intended to be
5 covered by the appended claims.

I claim:

1. An electric switch, the electric switch comprising:
a multigate field effect transistor having a plurality of gates, a drain and a source, the
10 transistor having a first gate which is proximate to the drain and a second gate which is proximate to the source;
a first capacitor connecting the drain to the first gate; and
a second capacitor connecting the source to the second gate.
2. An electric switch according to claim 1 wherein the plurality of gates are electrically
15 coupled.
3. An electric switch according to claim 1, wherein a control voltage having a high and a low state may be applied to a gate and wherein the difference between the high and the low state is less than 5 volts.
4. An electric switch according to claim 1, wherein a control voltage having a high and a
20 low state may be applied to a gate and wherein the difference between the high and the low state is less than 3.3 volts.
5. An electric switch according to claim 1, wherein a control voltage having a high and a low state may be applied to a gate and wherein the difference between the high and the low state is less than 3.0 volts.
- 25 6. An electric switch according to claim 1 wherein a control voltage having a high and a low state may be applied to a gate and wherein the difference between the high and the low state is less than 2.6 volts.
7. An electric switch according to claim 1, wherein the electric switch is a microwave switch and operates at microwave frequencies.

8. An electric switch according to claim 1, wherein the microwave frequencies are above 1Ghz.
9. An electric switch according to claim 7, wherein the power of the received microwave circuit is above 37dBm of P-0.1dB.
- 5
10. An electric switch according to claim 1, wherein a control voltage having a high and a low state may be applied to a gate and wherein the first capacitor is of such a capacitance that the gate to source voltage at the first gate is kept below a pinch-off voltage for the transistor when a control voltage having a low state is applied to the first gate.
- 10 11. An electric switch according to claim 1, wherein the first capacitor has a capacitance which is greater than C_{gsoff} .
12. An electric switch according to claim 1, wherein the second capacitor has a capacitance which is greater than C_{gsoff} .
13. An electric switch according to claim 1, further comprising:
- 15 a second field effect transistor having a plurality of gates, a drain and a source, the second field effect transistor having a first gate which is proximate to the drain and a second gate which is proximate to the source;
- a third capacitor connecting the first gate and drain of the second field effect transistor;
- 20 a fourth capacitor connecting the second gate and source of the second field effect transistor;
- wherein the third capacitor and the second capacitor are electrically coupled.
14. An electric switch according to claim 13 wherein the switch is a transmit and receive switch and wherein an input for sending and receiving is connected to the coupling of the second and third capacitors.
- 25
15. An electric switch, the switch comprising:
- a group of field effect transistors, each field effect transistor in the group having a gate, a drain and a source, the transistors connected in series source to drain first to last,
- 30

wherein a signal flows into the source of the first transistor in the group of transistors and exits the drain of a last transistor in the group when a channel is formed, a control voltage having a high and a low state may be applied to a gate to open or close the channel;

a first capacitor connected between the gate and the source of the first transistor for
5 keeping a voltage between the gate and the source of the first transistor below a pinch off voltage for the first transistor when a control voltage to close the channel is applied to the gate of the first transistor; and

a second capacitor connected between the gate and the drain of the last transistor for
10 keeping the voltage at the gate of the last transistor below a pinch-off voltage for the last transistor when a control voltage to close the channel applied to the gate of the last transistor.

16. An electric switch according to claim 15, wherein during a period divided into a first and a second half when an alternating current signal is applied, the first capacitor maintains the first transistor in an off state during the first half of the period and the second capacitor
15 maintains the last transistor in an off state during the second half of the period.

17. An electric switch according to claim 15, further comprising
a second group of field effect transistors, each field effect transistor in the group having a gate, a drain and a source, the transistors connected in series from first to last,
20 wherein a signal flows into the source of the first transistor in the group of transistors and exits the drain of a last transistor in the group when a channel is formed wherein a control voltage having a high and a low state may be applied to a gate to open or close the channel;

a third capacitor connected between the gate and the source of the first transistor of the second group for keeping a voltage between the gate and the source of the first transistor
25 of the second group below a pinch off voltage for the first transistor when a control voltage to close the channel is applied to the gate; and

a fourth capacitor connected between the gate and the drain of the last transistor of the second group for keeping the voltage at the gate of the last transistor of the second group below a pinch-off voltage for the last transistor of the second group when a control voltage to
30 close the channel is applied to the gate of the last transistor.

18. The switch according to claim 17, further comprising:
a signal port connected to the second and third capacitors for receiving and sending a microwave signal.
- 5
19. An electric switch according to claim 15, wherein the difference between the high and the low state is less than 5 volts.
20. An electric switch according to claim 15, wherein the difference between the high and the low state is less than 3.3 volts.
- 10 21. An electric switch according to claim 15, wherein the difference between the high and the low state is less than 3.0 volts.
22. An electric switch according to claim 15, wherein the difference between the high and the low state is less than 2.6 volts.
23. An electric switch according to claim 15, wherein the electric switch is a microwave switch and operates at microwave frequencies.
- 15 24. An electric switch according to claim 15, wherein the microwave frequencies are above 1Ghz.
25. An electric switch, the electric switch comprising:
- 20 a means for switching an electrical signal from an input terminal to an output terminal;
a means for reducing a first impedance between the input terminal and a first gate input of the switching means; and
a means for reducing a second impedance between the output terminal and a second gate input of the switching means.
- 25
26. A method for creating an electric switch comprising:
providing a first multigate transistor having at least a first gate and a last gate and a source and a drain;
- 30 electrically coupling a capacitor between the source and the first gate of the first multigate transistor;

electrically coupling a capacitor between the drain and the last gate of the first multigate transistor;

providing a second multigate transistor having at least a first gate and a last gate and a source and a drain.

5 electrically coupling a capacitor between the source and the first gate of the second multigate transistor;

electrically coupling a capacitor between the drain and the last gate of the second multigate transistor.

27. A method for creating an electric switch comprising:

10 providing a first group of field effect transistors having at least a first transistor and a last transistor wherein each field effect transmitter has a source, a drain and a gate;

electrically coupling a capacitor between the source and the gate of the first field effect transistor in the first group;

15 electrically coupling a capacitor between the drain and the gate of the last field effect transistor in the first group;

providing a second group of field effect transistors having at least a first transistor and a last transistor wherein each field effect transmitter has a source, a drain and a gate;


electrically coupling a capacitor between the source and the gate of the first field effect transistor in the second group;

20 electrically coupling a capacitor between the drain and the gate of the last field effect transistor in the second group; and

electrically coupling the first group and the second group creating a transmission port.

25

1/11

**FIG. 1**
PRIOR ART

2/11

Vgd2max OR Vgs2max VS. Pin




FIG. 2
PRIOR ART





FIG. 3A
PRIOR ART

3/11

FIG. 3B
PRIOR ART

4/11




FIG. 3C
PRIOR ART




FIG. 3D
PRIOR ART

5/11





FIG. 4

FIG. 5
PRIOR ART

6/11




FIG. 6
PRIOR ART




FIG. 7
PRIOR ART

7/11




FIG. 8

8/11




FIG. 9

9/11




FIG. 10




FIG. 11




FIG. 12

11/11




FIG. 13